Searching map area
Measuring the impact of voltage scaling for soft errors in SRAM-based FPGAs from a designer perspective
Join to rate
Ratings 0
Nobody has rated this yet. Be the first!
Lists 0
Join to rate
Instance of
Scholarly article
Author
Fernanda Lima Kastensmidt
Publisher
Institute of Electrical and Electronics Engineers
References
Wikidata